In this paper, to enhance the performance of /4-DQPSK ( /4-differential quadrature phase shift keying), the scheme using nonredundant multiple error correction is proposed and investigated. This scheme for the differential detection of /4-DQPSK uses the signal output which is delayed for more than two time slots as the parity check bit and applies it to nonredundant multiple error correction. The proposed system was used for studying the performance of /4-DQPSK with Nonredundant Error Correction (NEC) in additive white Gaussian noise (AWGN) and Nakagami fade modeled mobile communication channel, and it was observed that the performance increased as the error correction capability increased.
I. INTRODUCTION
One of the most serious problems that occur in mobile communication systems is the fading of signal amplitude due to multipath channel. Currently, the most accurate model for wireless multipath channel is known as the Nakagami Fading Channel model [1] .
To combat the effect of the fading, there are several transmission strategies which could be divided into four basic categories: (1) Those that send a pilot tone with data signal to allow coherent demodulation to be used, such as transparent tone-in-band and tone calibration technique; (2) Those that insert a digital pilot symbol sequence into data stream to measure and compensate for the channel's fading; (3) Those that employ coding which introduce time diversity technique; and (4) Those that employ noncoherent detection to minimize sensitivity of the fading, such as a differential demodulation. In the first three categories, an additional channel bandwidth is required, and the systems are somewhat complex. In comparison with three methods, the noncoherent detection is regarded as a simple method to effectively recover data from faded channels [2] [6], [24] . /4-QPSK is an attractive modulation scheme for digital communications because it has a compact spectrum having a reduced envelope fluctuation (compared with conventional QPSK) [7] [9] and it is easy to demodulate it with noncoherent detection. Its reduced envelope fluctuation introduces less spectral spreading over the nonlinear but power efficient channels.
However, noncoherent detection schemes such as differential detection and discriminator detection suffers from degraded performance when compared with the corresponding coherent detection.
A particularly attractive method to improve noncoherent detector's performance is the nonredundant error correction (NEC) scheme which does not require any signaling redundancy, any additional bandwidth and additional transmit power. By now, nonredundant single error correction (NSEC) technique has been applied to binary DPSK, multidifferential PSK, DMSK, M-phase DMSK, Duobinary MSK, and /4-DQPSK [10] [15] .
In this paper, the new type of nonredundant multiple error correction (NMEC) scheme that can correct consecutive errors is applied to /4-QPSK system. We investigate the performance of /4-QPSK system with NMEC in the communication channel modeled with Nakagami fading and additive white Gaussian noise. In Section , /4-QPSK signaling is briefly reviewed and nonredundant single, double and triple error correction schemes are discussed for /4-QPSK system. In Section , the bit error rate (BER) performance of /4-QPSK system with NMEC is analyzed by computer simulation using acception-rejection method in the communication channel modeled with Nakagami fading and additive white Gaussian noise. Finally, conclusion is given in Section .
II. /4-QPSK NONREDUNDANT MULTIPLE ERROR CORRECTION

/4-QPSK signalling in the transmitter
The block diagram of /4-QPSK modulation is shown in Fig. 1 where the input signal is split into I channel and Q channel by the serial of parallel converter. a represents a square root of raised cosine filter with a roll-off factor of and a Nyquist bandwidth of f s / 2 where f s is the symbol rate. The differential encoder and signal mapper convert I / Q into X / Y using mapping rules of (1). (2) .
The phase difference between adjacent symbols of /4-QPSK signal, i = i i 1 , represents the incoming data I i , Q i . As i is /4 and 3 /4, the phase i of /4-QPSK signal has one of the 8 phase states such as 0, /4, /2, 3 /4, and . Since the /4-QPSK signal without phase transition of has less envelope fluctuation compared with conventional QPSK, the /4-QPSK signal experiences less spectrum spreading over a nonlinear channel [10] , [16] .
The phase of the modulated output signal at the i th timing instance is written as i and has one of the eight phase states of 0, /4, /2, 3 /4 and . From (2), the following results can be obtained ( 1, 3, 5, 7) .
Applying Modulo operator to both sides of (4), it is written as follows:
Using (5), the phase difference ph k between i th symbol and the symbol delayed by k time slots is shown as (6) . 
To eliminate /4 in (6), we multiply 4/ on each side and express it as (7) where represents ( x + y ) mod 8 or ( x y ) mod 8 , the mod 8 represents the modulo 8 adder.
Detection of the Data Differential Phase in /4-QPSK Receiver
The detection of data for received /4-QPSK signal means to extract the phase difference, i , between its adjacent symbols. Fig. 2 shows the differential detector to obtain the phase difference between /4-QPSK adjacent symbols. BPF eliminates a noise spread out near the carrier frequency. The BPF output signal is multiplied with adjacent symbol produced by a delay element, the delay time of which is equal to time slot width T s . The BPF output signal is also multiplied with /2 phase shifted adjacent symbol. The resulting signals are as follows.
If the sampling angle frequency, c , satisfies the condition, c t = 2 n ( n : integer, t = kT s ), the in-phase quadrature components Y Ik , Y Qk ( Y Ik and Y Qk { 0.707} ) can be obtained by eliminating the high frequency term shown in (8) and (9) through LPF. Then, these components are sampled and have one of two discrete levels through a threshold detector. Finally, the phase difference between two adjacent symbols is obtained through Logic circuit (=Logic odd) consisting of P/S (Parallel to Serial converter) and phase mapper. As shown in Table 1 , in-phase and quadrature components are mapped to oddi , one of odd integer values such as {1, 3, 5, 7} by phase mapper according to the transmitted differential phase data a i . 
(10)
In a similar manner, Fig. 3 shows that in-phase and quadrature components are obtained for current symbol and the symbol delayed by its 2T s in Fig. 3 . The /4 phase shifter is included to easily use a simple threshold detector for odd time slot delays [10] . As shown in Table 1 , in-phase and quadrature components are mapped to eveni , one of even integer values such as {0, 2, 4, 6} by Logic circuit (= Logic even) consisting of P/S (Parallel to Serial converter) and phase mapper according to the transmitted differential phase data a i . Using this method, various parities can be generated with the received data obtained by passing the received signal through the parity detection circuit. 
Nonredundant Single Error Correction in /4-DQPSK Receiver
A. Parity Generation for Single Error Correction
To obtain a general method of nonredundant error correction for up to 3 /4-DQPSK signals we use the methods described in [10] [13] . The following is a description of the nonredundant single error correction for /4-DQPSK signal.
Let i = / 4 a i and a i = 1, 3 , then the relationship between a i and data dibit I i , Q i are given in Table 1 . In the receiver, T s and 2T s delayed differential phase detectors are used to obtain data and parity in the receiver, respectively. In other words, the output of T s delayed differential phase detector is defined as the phase difference of received carrier between adjacent symbols. In the same way, the output of 2T s delayed differential phase detector is defined as the phase difference of received carrier between the current symbol and its second previous symbol. Let 1i and 2i represent data and parity differential phases at the ith sampling instant, respectively, then
where 
By eliminating / 4 at the above equations, normalized data and parity differential phases can be obtained in (15) . If there are some errors caused by intersymbol interference and noise, normalized data and parity differential phases are expressed as follows. (17) where e 1i ( = e d i ) and e 2i ( = e P i ) represent errors included within data and parity differential phases, respectively. The errors e 1i and e 2i could be 0, 2 and 4. The data and parity shown in (15) is equivalent to those in the case of 1/2 single error correcting self orthogonal convolutional code [17] . Therefore, for error correction, the parity obtained in the receiver is possibly used without additional encoding in the transmitter. 
B. Syndrome Generation for Single Error Correction
Syndrome feedback decoding [12] technique is used to correct errors contained in the data with the data and parity obtained above. The block diagram of the syndrome feedback decoder is shown in Fig 6. We use 1i , its one bit delay 1( i -1) and 2i to generate syndromes S i .
Equations (18) and (19) can be expressed using 1i ( = d i ) ,
which is a one bit delayed output of 1i , and 2i ( = p 1i ) which is parity receive detection.
where
is the estimation of the error
If it is assumed that the error e d i -1 is correctly estimated or is zero, (20) is satisfied.
If there is only one nonzero element among the
is zero if S i S i -1 , and n ( n {1, 3, 5, 7}) if
Therefore, the output data can be correctly recovered by subtracting E 1( i -1) from 1( i -1) .
Nonredundant Double Error Correction in /4-QPSK Receiver
A. Parity Generation for Double Error Correction
As shown in Fig. 7 , the parity for double error correction, P 2i , is generated using 2( i -1) and 6i , where 2( i -1) is the one bit delay of the phase difference of received carriers between the current symbol and its two bit delayed symbol. And 6i is the phase difference of received carriers between the current symbol and its six bit delayed symbol. That is, as shown in (21), the parity P 2i is obtained by subtracting a i -1 a i -2 (the output of 2T s delayed differential phase detector in Fig. 7) from   a i a i -1 a i -2 a i -3 a i -4 a i -5 (the output of 6T s delayed differential phase detector in Fig. 7) . In Fig. 7 , the operation rules of the Logic odd and Logic even are shown in Table 1 . 
B. Syndrome Generation for Double Error Correction
Equation (21) corresponds to 1/2 double error correcting orthogonal convolutional code [18] . Hence, syndromes are formed as follows:
where e d i , e P i are errors of the data and the parity at the i th sampling instant, respectively. Figure 8 shows how syndromes described as the above equation are generated. Syndrome feedback decoder for double error correction is Implemented using four regenerated syndromes shown in (23) . As shown in Fig. 8 , the process to correct the error of the five bit delayed data, 1( i -5) is described as follows: In syndrome feedback decoder, the estimated error, e d i -5 of 1( i -5) returns back to obtain four regenerated syndromes. The estimated error can be determined by applying the rule of maximum likelihood to four regenerated syndromes. Finally, the data can be corrected by subtracting the estimated error from the contaminated original data.
How to get the estimation of the error using the rule of maximum likelihood between four regenerated syndromes is explained in more detail as follows: of 1( i -5) can be determined to have the value of n if more than three of syndromes have the same value as n . Finally, the five bit delay, 1( i -5) of the data input 1i is corrected by subtracting the estimated error, E2(i 5) from the contaminated data, 1( i -5) .
Nonredundant Triple Error Correction in /4-DQPSK Receiver
In a similar manner as the double error correction, the triple error correction can be achieved and is described in this subsection.
A. Parity Generation for Triple Error Correction
As shown in Fig. 9 , the parity differential phase for triple error correction, P 3i is generated using 1( i -8) , 5 ( i -1) and 12i , where 1( i -8) is the eight bit delay of the data, 5( i -1) is the one bit delay of the phase difference of received carriers between the current symbol and its five bit delayed symbol and 12i is the phase difference of received carriers between the current symbol and its twelve bit delayed symbol, respectively. That is, as shown in (26), the parity P 3i is obtained by
a i -5 (the output of 5T s delayed differential phase detector in Fig. 9 ) and a i -8 (the 8T s delay of T s delayed differential phase detector in Fig. 9 )
(the output of 12T s delayed differential phase detector in Fig. 9 ). In Fig. 9 , the operation rules of the Logic odd and Logic even are shown in Table 1 .
B. Syndrome Generation for Triple Error Correction
Equation (24) corresponds to 1/2 triple error correcting orthogonal convolutional code [17] . Hence, syndromes are formed as follows: Fig. 10 shows how syndromes described as the above equation are generated.
Syndrome feedback decoder for triple error correction is implemented using six regenerated syndromes shown in (26). decided by the majority logic has the value of n if more than four of the regenerated syndromes in (26) have the same value as n .
In conclusion, while at most three errors occur, the estimated error, E 3( i 11) of 1( i -11) can be determined to have the value of n if more than four of syndromes have the same value as n . Finally, the eleven bit delay, 1( i -11) of the data input 1i is corrected by subtracting the estimated error, E 3( i 11) from the contaminated data, 1( i -11) .
Figures 11(b) and 11(c) explain examples of three nonredundant multiple error correction schemes of /4-DQPSK data. In Fig. 11, a i is the transmitted original data, 1i (= d i )'s are received data for three error correction schemes, and the dotted box indicates error occurrence. P 1i , P 2i and P 3i are generated parities for three error correction schemes, where we assume that the generated parity has no error. In single error correction scheme of Fig. 11(a) , it is possible to correct received data perfectly when only one error occurs without any adjacent error. However, it cannot correct the received data when two consecutive errors occur. In double error correction scheme of Fig. 11(b) , it is noticeable that correction is made for the two consecutive errors that occur in delayed sections where parity is generated, but can not correct more than two errors. In Fig. 11(c) , three consecutive errors are corrected accurately in delayed sections where parity is generated.
III. /4-DQPSK NEC Computer Simulation
The probability density function (pdf) of the phase error due to Gaussian noise in the coherent detector is written in (27) [19] . The pdf of the phase error due to Nakagami fading in coherent detection can be derived as follows. In the general BPSK coherent demodulator, the received signal S ( t ) is mixed with an additive noise n b ( t ) . y/ x . The statistical characteristics of the in-phase and quadrature components of a noise i.e., n c and n s , have the same Gaussian distribution with zero mean and standard deviation , respectively. And these two random variables are statistically independent of each other. The pdf of the signal amplitude d influenced by Nakagami fading, is expressed as follows [20] . By obtaining the joint pdf of x and y at first and transforming it to the pdf of A and , the pdf of the phase error due to Nakagami fading can be solved [21] . Since d and n c are independent of each other, the pdf of x , f( x ) can be obtained as (30).
Using the following formula, f( x ) is obtained as (32) (See p. 337 in [23] ):
where > 0, > 0
where -< x < , D v ( x ) is called as a parabolic cylinder function defined in (33) (See p. 1064 in [23] ).
where < 0.
Since x and y are independent of each other, the joint pdf of two random variables x and y is obtained by multiplying each pdf.
From x = d + n c = A cos and y = n s = A sin , the pdf function of A and is solved by transforming the pdf of
Calculating the integral for amplitude A in (35) results to the pdf of the phase error as follows:
The pdf of the phase error due to Nakagami fading, by integrating and then placing K , .
In coherent detection, errors occur when the phase error is altered to the error domain, whereas in differential detection, they occur when the sum of the phase error in the two successive time intervals is transited to the error
domain. Therefore, making the reasonable assumption that the additive noise samples in the two successive time intervals are independent, the probability density of the phase difference can be obtained by convolving the density function of the phase error due to Gaussian noise in the coherent detector with itself [22] ; namely,
where the random variable is defined in terms of the noise phase component in the two successive time intervals. It is difficult to solve this equation accurately, so it can be considered as a convolution. Acception-Rejection method [13] is used to simulate the performance of /4-DQPSK system with nonredundant error correction. Acception-Rejection method is applicable when the probability density function, f( x ) , has an upper and lower limit of a x 's range, and an upper bound of f( x ) . When the cumulative distribution can not be integrated and inverted, the Acception-Rejection method is a convenient method for generating random numbers of desired probability density function. Data and parity are made by adding generated random phase error that satisfies f( ) to the phase that is generated by Pseudo random Number (PN) code. The data without the error correction circuit and the corrected data with the error correction circuit are compared to investigate the Bit-Error-Rate (BER) performance of /4-DQPSK with NEC. The simulation results of BER performance in AWGN environment and in Nakagami fading with AWGN environment, are shown in Fig. 12 and Fig. 13 , respectively. It proves out that nonredundant multiple error correction scheme for /4-QPSK can improve the performance in both AWGN and Nakagami fading with AWGN environment. The theoretical /4-DQPSK demodulation curve [22] is included as a reference for error correction capability. Specially, we can see that our simulation results in AWGN consists to those published in the reference [10] . More improvement is possibly obtained as Nakagami fading factor (m) and the number of error correction order increase. An improvement at a BER of 10 4 in AWGN can be achieved more than 1.2 dB. At m =15, we can get improvement more than 1 dB in Nakagami fading with AWGN environment.
IV. CONCLUSION
In this paper, a method for increasing the performance of /4-DQPSK ( /4-differential quadrature phase shift keying) using nonredundant multiple error correction is proposed and investigated by using the relationship between the present differential demodulation and k order differential detector. This error correction method is based on orthogonal convolutional code error correction which can be demodulated using a simple circuit. The complexity of the error correction design depends on the generation matrix of the orthogonal convolutional code. The performance of the nonredundant multiple error correction was studied using an additive white Gaussian noise and Nakagami fading modeled channel with the method of Acception-Rejection. The BER curve of Fig. 12 shows that 1.2 dB improvement is achived at a BER of 10 -4 for AWGN environment by a single error correction. It is also seen that the BER performance was improved as the number error correction increased. In Fig. 13 , we can also see that more than 1 dB improvement is achived by single error correction at a BER of 10 -4 for Nakagami fading with m =15 and AWGN environment, and the performance increased as the Nakagami fading factor, m , increased. The computer simulation was held assuming that the error occurs independently on data and parity, but practically, if error occurs to the data, the probability of error occurring to the parity increases. Therefore, the performance will be somewhat lower. Using nonredundant error correction methods by adding a simple circuit to the receiver will make a suitable performance gain without requiring additional bandwidth or transmission power.
